A New Generation of Platforms for CDAS

Renjie Zhu, Xiuzhong Zhang, Yajun Wu, Shaoguang Guo, Ying Xiang

Abstract A new platform was finished by the end of 2013. It contained two Xilinx K7 FPGAs for data processing, in addition to the capability of supporting two channels that each sample 512 MHz bandwidth or a single channel that samples 1024 MHz bandwidth. Compared with the previous platform, which consists of four Xilinx V4 FPGAs, the new one not only updates the key chips for DSP but also adds two 10-Gigabit Ethernet SFP+ ports for data transmission. The new platform also improves the performance and lowers the cost. It can deal with two input IF channels and produce output with at least eight BBCs using one chip. Furthermore, the output data can be recorded by commercial disk array server with the 10-Gigabit Ethernet. The new platform will be used in CDAS2.

After that, another platform, which will be implemented with a 5-Gsps ADC, will be put on the agenda in the near future.

Keywords Backend, platform, CDAS

1 Introduction

With the development of VLSI technology, the capacity and performance of the FPGAs are growing exponentially. Therefore, we can achieve more and more complex algorithms in one chip.

With the previous platform used in CDAS, each module could sample 512 MHz bandwidth and convert it with four BBCs using a DDC algorithm with four Xilinx Virtex4 LX series FPGAs. As the CDAS has the capability of four input IF channels and 16 output BBCs, more than four modules are needed.

In contrast, with the new platform, one module has the capability of using dual channels to sample 512 MHz bandwidth apiece or using one channel for 1024 MHz bandwidth sampling. Compared with the previous platform, it not only updates the key chips from Xilinx Virtex4 series FPGAs to Kintex7 series FPGAs for DSP but also adds two 10-Gigabit Ethernet SFP+ ports for data transmission. The new platform also improves the performance and lowers the cost.

2 The New Platform

As shown in Figure 1, the new platform consists of one ADC for sampling, two FPGAs for data processing, and two SFP+ ports for data transfer. PPC and other peripherals make the system run in standalone mode.

Platform characteristics:

- Dual channel ADC with 8-bit resolution
- 1 Gsps sampling rate per channel
- 2 Gsps in Interlaced Mode
- One Xilinx Virtex4 FX for control
- Two Xilinx Kintex7 for data processing
- Two SFP+ for 10-Gigabit Ethernet
- One RTC for system time

The FPGA1 is the master chip with two 10-Gigabit Ethernet ports attached. The FPGA2 is a servant chip, and there is no high speed port for data output. If the...
3 PFB Version of CDAS2

With the new platform, a PFB version of CDAS2 is undergoing testing now. As Figure 3 shows, it consists of one module with only the master Kintex7 FPGA on it.

CDAS2 now works in two modes:

- **512 MHz Dual IF Mode:**
  For each IF, it has
  - 512 MHz bandwidth input
  - 16 output channels
  - 32 MHz bandwidth for each output channel

- **1024 MHz Single IF Mode:** 16 channels x 64 MHz baseband output
  - 1024 MHz bandwidth input
  - 16 output channels
  - 64 MHz bandwidth for each output channel
Due to the PFB algorithms, the first channel in each mode is different from the others. Figure 4 shows the characteristics of the 512 MHz (512–1024 MHz) bandwidth.

4 Future Plan

In the near future, a 5-Gsps ADC platform will be applied. This platform consists of two modules—an ADC module (Figure 5) and a DSP module (Figure 6). These two modules are connected by the backplane.

- **ADC module**
  - Quad channel ADC with 10-bit resolution
  - 1.25 Gsps sampling rate in four-channel mode
  - 2.5 Gsps sampling rate in two-channel mode
  - 5 Gsps sampling rate in one-channel mode

- **DSP module**
  - ARM7 for control
  - Xilinx Kintex7 480T for data processing
  - 6 SPF+ for TenGiga Ethernet
  - 8 GB DDR3
  - 1 Gbps DAC output

After connecting these two modules, it can be a new backend.

For this backend in the future:

- Wider bandwidth can be processed in one chip
- Original sampling data can be transmitted over the network
- Intermediate results can be temporarily stored in DDR3
- DAC (analog) output will be possible.

### Table 2 Comparison among the three platforms.

<table>
<thead>
<tr>
<th>Platform</th>
<th>CDAS</th>
<th>CDAS2</th>
<th>Future</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of input IPs</td>
<td>1 @ 1024</td>
<td>2 @ 1024</td>
<td>4 @ 1024</td>
</tr>
<tr>
<td>Sample mode [CH@Msps]</td>
<td>1 @ 2048</td>
<td>1 @ 2048</td>
<td>2 @ 2048</td>
</tr>
<tr>
<td>FPGA series</td>
<td>4 × Virtex4</td>
<td>2 × Kintex7</td>
<td>1 × Kintex7</td>
</tr>
<tr>
<td>Interface</td>
<td>LX160</td>
<td>480T</td>
<td>480T</td>
</tr>
<tr>
<td>Memory</td>
<td>VSI</td>
<td>2 × 10-GigE</td>
<td>6 × 10-GigE</td>
</tr>
<tr>
<td>DAC</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Planned schedule</td>
<td>complete</td>
<td>2014</td>
<td>2015</td>
</tr>
</tbody>
</table>

5 Summary

Comparing the three platforms described above, Table 2 shows the differences among the three platforms.

We plan to test the CDAS2 in our VLBI stations this year and prepare the 5-Gsps platform for the future.
References

1. Virtex4 Family Overview, DS112(V3.1), 1, August 30, 2010
2. 7 Series FPGAs Overview, DS180(V1.13), 3, November 30, 2012